
RTD Embedded Technologies, Inc. | www.rtd.com 25 FPGA35S6 User’s Manual
6 Register Address Space
This is the register address space for the example FPGA that is given with the FPGA35S6.
6.1 BAR0 – FPGA Example Register Map
Table 16: FPGA Example Register Map
6.1.1 R_ID (READ)
This is a register that identifies the board.
0x12345678 is the identification of the example code
6.1.2 R_STATUS (READ)
This is a status register for power good (pgood) for the power supplies and serial out from the EEPROM
B0: EEPROM Serial out
B4: 1.2V pgood
B5: 1.8V pgood
B6: 3.3V pgood
6.1.3 R_EEPROM (READ/WRITE)
This register has the outputs to the EEPROM.
B0: EEPROM Serial Clock
B1: EEPROM Serial Input
B2: EEPROM Chip Select
Kommentare zu diesen Handbüchern